Analyzing Vulnerability of Asynchronous Pipeline to Soft Errors: Leveraging Formal Verification

نویسندگان

  • Faiq Khalid Lodhi
  • Syed Rafay Hasan
  • Osman Hasan
  • Falah R. Awwad
چکیده

Glitches due to the secondary neutron particles from cosmic rays cause soft errors in integrated circuits (IC) that are becoming a major threat in modern sub 45nm ICs. Therefore, researchers have developed many techniques to mitigate the soft errors and some of them utilize the built in error detection schemes of low-power asynchronous null conventional logic (NCL). However, it requires extensive simulations and emulations for careful and complete analysis of the design, which can be costly, time consuming and cannot encompass all the possible input conditions. In this paper, we propose a framework to improve the soft error tolerant asynchronous pipelines by identifying and formally analyzing the vulnerable paths using the nuXmv model checker. The proposed framework translates the design behavior and specification into a state-space model Responsible Editor: E. Amyeen Faiq Khalid Lodhi [email protected] Syed Rafay Hasan [email protected] Osman Hasan [email protected] Falah Awwad f [email protected] 1 School of Electrical Engineering and Computer Science, National University of Sciences and Technology (NUST), Islamabad, Pakistan 2 Electrical and Computer Engineering Department, Tennessee Technological University, Cookeville, TN, USA 3 Department of Electrical Engineering, United Arab Emirates University, Al-Ain, United Arab Emirates and the potential vulnerabilities against soft errors in the pipeline as linear temporal logical (LTL) properties. These formally specified properties are then verified on the statespace model and in case of failure counterexamples are obtained. These counterexamples can then be further analyzed to obtain the soft error propagation paths and thus give insights about soft error tolerant approaches to the designers. For illustration, this work provides an analysis and comparison of three state-of-the-art asynchronous pipelines. Formal model and analysis of all the pipelines show that the soft error hardened pipeline is comparatively superior against soft errors but at the expense of almost two times

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Automatische formale Verifikation der Fehlertoleranz von Schaltkreisen (Automated Formal Verification of Fault Tolerance for Circuits)

Zusammenfassung Die kontinuierliche Verringerung der Strukturgrößen führt zu einer erhöhten Fehleranfälligkeit von digitalen Schaltungen. Sowohl Produktionsfehler als auch transiente Fehler können die Funktionsfähigkeit beeinflussen. Deshalb wird die Untersuchung der Fehlertoleranz im Entwicklungsprozess zunehmend wichtig. In dieser Arbeit wird ein formales Verfahren zur Berechnung der Fehlerto...

متن کامل

Towards a Unifying CSP approach to Hierarchical Verification of Asynchronous Hardware

Formal verification is increasingly important in asynchronous circuit design, since the lack of a global synchronizing clock makes errors due to concurrency (e.g., deadlocks) virtually impossible to detect by means of conventional methods such as simulation. This paper presents a hierarchical approach to asynchronous systems verification using CSP and its model checker FDR. The approach reflect...

متن کامل

Automatic Pipeline Synthesis and Formal Verification from Transactional Datapath Specifications

............................................................................................................................ iii Acknowledgements ..............................................................................................................i List of Tables......................................................................................................................vi List...

متن کامل

Towards an Asynchronous MIPS Processor

MIPS refers to a series of industry-standard, high-performance, low-power, 32and 64-bit RISC microprocessor architectures and cores for embedded systems produced by MIPS Technologies, Inc. A highly scalable architecture and a flexible licensing strategy render MIPS a very diverse design which wins across a broad spectrum of embedded markets. Examples include Sony PlayStation, Cisco Routers HP S...

متن کامل

Reliability in the Shadow of Long-Stall Instructions

Soft errors due to cosmic rays are now a major concern for both computer manufacturers and end users. Due to continually shrinking silicon manufacturing processes and greater chip integration, the chipand system-level soft error rate is projected to continue increasing for the forseeable future. Due to these concerns, chip manufacturers have long designed cache structures (generally the largest...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • J. Electronic Testing

دوره 32  شماره 

صفحات  -

تاریخ انتشار 2016